A CMOS Ka-band AGC based on 65nm CMOS process is presented in this paper, the Chebyshev band-pass filter is used for filtering the input signal, the Gilbert structure with extended bandwidth technology is selected to for voltage gain amplifier, the current mirror structure composed of MOS tubes is employed for the voltage detector, and the control voltage generator circuit is designed based on the exponential relationship between the voltage and the current of the transistors. The simulation shows with the 1.0V supply voltage, the AGC working frequency range is between 27.5GHz and 31.3GHz, the input range of the automatic gain control circuit is between -20dB ~ 20dB, The overall layout area is around 1.15mm
Introduction
In a wireless communication system, the signal is affected by the distance between the transmitter and receiver, as well as weather changes, or the geographical environment. So that when the data arrives at the receiver and it is instability, the performance of the receiver directly affects the accuracy of the received signal.
Since the receiver input signal power varies widely, a circuit is required to keep the receiver's input power within a constant range, namely Automatic Gain Control (AGC) [1] - [3] , through automatic gain control circuit, the circuit detects the input signal and keeps a constant output rang. The typical structure of the automatic gain control (AGC) circuit is shown in Figure 1 , it includes control signal generator circuit, variable gain amplifier, voltage detection circuit, filter, voltage comparator. In frequency domain, the relations between above parameters can be given by the following:
where K d , A cp and A p are proportional constant, In general, the gain of the controllable gain amplifier circuit is linear with the control voltage. To simplify the analysis, it is assumed that their relationship is linear, i.e.:
So the output voltage can be expressed as:
represent the slope of output U o (s) and input U i (s).
From above relation equations, the closed loop transmission function can be obtained as:
where H(s) is the transmission function of the feedback network. From (6) , it can be obtain the error transmission function of the AGC as following:
The steady-state error of the automatic gain control circuit can be obtained as:
If U r (s) is standard voltage, and assume it changes △U r (s), then U r (s)= △U r (s)/s, so:
At this time, the output error is U oe =A p K g U es , so:
In order to minimize the above error, it can be found the following should be satisfied:
AGC Circuit Design Variable Gain Amplifier Design
The folded Gilbert cell can be adopted in variable gain amplifier design [4] - [6] , as shown in figure 2 , the folded structure can be benefited for low voltage design. In order to improve the operating frequency and bandwidth of the controllable gain amplifier, the inductor is added to series with the resistor, the zero point principle is used to expended the bandwidth. The output voltage can be written as:
(13) where the R out is output load. The transconductance of the transistor can be given by:
Since the current in M5 and M10 are same, it can be obtain:   
Voltage Detector Design
Voltage detecting circuit is shown in figure 3 , the circuit is composed of current mirrors [7] - [9] , excessive voltage drop between input and output can be avoided, resulting in better peak detection performance. The operation principle of the voltage detector is: when the input voltage is larger than the output voltage, the drain current of M1 is larger than that of M2, i.e.: 
The capacitor is charged while the M6 generates a current, and after a plurality of cycles of charging, the output level is raised to the same voltage value as the input. Conversely, when the input voltage is greater than the output voltage, the drain-source current of M1 is less than M2, and the current of M5 cannot charge the capacitor, and the output voltage does not drop. When the input voltage continues to be less than the output voltage, a current source in parallel with the capacitor can provide a path for charge release of the capacitor, thereby reducing the output voltage value to match the current output voltage.
The Comparator Circuit Design
The function of the comparator is to compare the output peak of the VGA with the reference standard level to produce the output of the comparator for transmission to the control voltage generating circuit.
The comparator circuit employs a common two-stage comparison circuit [9] , as shown in Figure 4 . The two-stage circuit is mainly used to increase the gain of the amplifier. The larger the gain, the smaller the error between V in and V ref , and the VGA output peak is more accurate than the reference voltage. As can be seen from the figure, when V in is greater than V ref (ie, the VGA output peak is greater than the reference voltage), I 1 =I 3 >I 2 , the capacitor is discharged, thereby reducing the output voltage of the comparator; conversely, when the VGA output peak is less than the reference voltage, than I 1 =I 3 . 
The Control Signal Generator Circuit Design
In this paper, an exponential voltage control generation circuit based on a bipolar transistor is used [7] , the circuit is shown in figure 5 , the control voltage is input to the bases of Q2 and Q3. The currents in the exponential relationship are generated by Q2 and Q3. The current is generated by the structure of the MOS tube current mirror in the circuit. The symmetrical structure current mirror can control the common mode part of the voltage. The differential control voltage of the output is twice the product of the control current and the resistance. The resistance of the resistor is constant, so the control current determines the values of the differential output voltages V cp and V cn . Since the current varies exponentially with the input voltage, the output differential voltages V cp and V cn are exponentially related to the input control voltage V ctrl . From above circuit, the current flows from Q1and Q2 is given by: 
It can be seen from equation (26) that there is an exponential relationship between the controllable voltage and the gain. This ensures that the voltage gain and control voltage change exponentially.
Simulation Results
The layout of the proposed Ka-band AGC based on 65nm CMOS process is shown in figure 6 . Figure 7 shows the transient simulation result of the circuit. The reference voltage of the comparator circuit is set to 400mV. When the input signals are different, the output is adjusted from the first 200mV and 700mV over a period of time to return to the steady state. The adjustment time is 5ns. Within. The output amplitude is approximately similar to the reference voltage and only exists within 10mV. 
Conclusion
A CMOS Ka-band AGC based on 65nm CMOS process is presented in this paper, The simulation shows with the 1.0V supply voltage, the AGC working frequency range is between 27.5GHz and 31.3GHz, the input range of the automatic gain control circuit is between -20dB ~ 20dB, The overall layout area is around 1.15mm 2 .
